Irène Curie Fellowship
In the last 40 years the systematic downscaling of CMOS Integrated Circuit (IC) technologies has enabled unprecedented improvements in transistor density, frequency of operation, energy efficiency and reliability. CMOS technologies allow today to integrate in digital microprocessors several billion of transistors in a chip that has the size of a fingernail. While technology downscaling has been extremely beneficial for digital circuits, the design of analog frontend electronics and Analog-to-Digital converters in deep sub-micron CMOS technologies is becoming increasingly challenging due to the systematic power supply reduction, the intrinsically larger device parameter variability, and the higher low-frequency noise level of these transistors. These trends directly limit the resolution of data-converters. Moreover, to achieve automotive-worth, 5-6 sigma reliability of key performance parameters, accurate calibration loops are needed to precisely tune or compensate circuit non-idealities. Calibration of static first-order errors (for example the bandwidth variation of a filter) is straightforward and widely used. Calibration of (a multitude of) second- or higher order and dynamic errors over product lifetime, is extremely challenging in terms of prediction and extraction of (non-orthogonal) frequency dependent non-linear errors.
This project is part of the Robust AI for Safe radar signal process (RAISE) program, sponsored by the Eindhoven AI Systems Institute (EAISI) and NXP.
As a PhD candidate in the Integrated Circuits group, you will investigate a novel methodology to design and implement self-calibration techniques for data converters with the aid of Machine Learning (ML). During your PhD you will first identify the root causes (from a circuit perspective) responsible for data converter performance reduction due to operation in non-typical conditions or to aging effects. Next you will investigate suitable ML algorithms to periodically calibrate the data converter behavior and recover its nominal performance level. Finally, you will design a novel data converter embedding a ML-based self-calibration circuit on hardware, achieving state-of- the-art performance. Architectural, ML algorithmic and transistor-level design approaches will be considered in this challenging exploration.
In summary your main tasks will be:
We are looking for a candidate who meets the following requirements:
Eindhoven University of Technology (TU/e) is one of Europe's leading research universities. The Eindhoven area, in the southern part of the Netherlands, is one of Europe's top 'innovation ecosystems', with many high- tech companies and institutes. TU/e is intertwined with many of these companies and institutes, and research at TU/e is characterized by a combination of academic excellence, industrial relevance and societal interweaving.
Please visit www. tue.nl/jobs to find out more about working at TU/e!
We are an inclusive university community. Diversity is one of our most important values. We believe that engaging in international activities and welcoming students and staff from a wide variety of backgrounds enhances the quality of our education and research. We are always looking for people who can enrich our world with their own unique perspectives and experiences.
Do you recognize yourself in this profile and would you like to know more? Please contact prof. Eugenio Cantatore, e.cantatoreattue.nl or dr.ir. Marco Fattori, m.fattoriattue.nl.
For information about terms of employment, click here or contact HRServices.fluxattue.nl.
We invite you to submit a complete application by using the 'apply now'-button on this page. The application should include a:
We look forward to your application and will screen your application as soon as possible. The vacancy will remain open until the position is filled.
We do not respond to applications that are sent to us in a different way.
Please keep in mind you can upload only 5 documents up to 2 MB each. If necessary please combine files.